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ABSTRACT 
An NMOS-LSI Voltage Reference Circuit has been 
developed which has - a low temperature dependence and a low 
process dependence, and is also insensitive to supply 
voltage variation.  An analysis of the circuit is pre- 
sented, as well as circuit simulation and experimental 
results.  The temperature dependence of the circuit is 
approximately 2xl0~ V/-&C over the operating temperature 
range.  The overall accuracy of the circuit is approxi- 
mately 1.9 per cent (or + 0.95 per cent). 
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I.  INTRODUCTION 
Due to the increasing size and complexity of 
NMOS-LSI logic circuits, a voltage reference is needed to 
insure that proper voltage levels are available.  In ad- 
dition, development of certain types of circuits have been 
hindered by the lack of an on-chip voltage reference.  In 
the past, the reference voltage was developed off-chip 
using bipolar techniques.  Utilizing the voltage was often 
difficult and relatively inaccurate. 
The requirement of the voltage reference is that 
it should have a low temperature dependence and a low 
process dependence.  The circuit should also be invariant 
to voltage supply variations.  A circuit which meets these 
requirements is presented. 
The Composite Voltage Reference Circuit consists 
of two basic circuits.  The Basic Reference Circuit pro- 
duces two voltage levels.  The difference in these two 
levels is amplified and referenced with respect to the 
ground voltage in the Voltage Difference Circuit. 
A discussion of the various parameters affecting 
the MOS Device and how their effect is reduced by the 
circuit design is presented. 
Finally, circuit simulation and experimental 
results are presented and discussed. 
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II.  BASIC REFERENCE CIRCUIT 
A number of voltage reference circuits which 
have a low temperature dependence have been studied.v   ' 
The purpose of this study is to develop a voltage ref- 
erence which not only has a low temperature dependence 
but also a low process dependence.  In section A, the 
parameters affecting the threshold voltage of an MOS 
device are analyzed and found to be temperature and proc- 
ess dependent.  In section B, a circuit is introduced 
which reduces the effect of the dependent terms providing 
a suitable voltage reference. 
A.  Threshold Voltage 
1.  Enhancement Device 
An expression for the threshold voltage of an 
enhancement device can be given as 
vT = vpB + *INV + vBULK {21) 
where FB is the flat band voltage, ^INV is the total band 
bending for zero substrate bias and BULK is the bulk vol- 
tage. * ' Analysis of each individual term is necessary to 
determine the parameters affecting the threshold voltage. 
The flat band voltage,  FB, for a device with an 
N polysilicon gate can be expressed as 
„    _    fa    *INV - qN°x VFB " " 2      2     Cox (2.2) 
E 
where  g is the band gap energy, q is the electronic 
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N 
charge,  ox is the equivalent oxide charge per unit area 
at the oxide-silicon interface, and Cox is the oxide 
capacitance per unit area.* ' 
The surface potential ^INV is defined in the 
(67) following way.  '   An n-channel MOS device is shown in 
Figure 1, with a non-uniform p-type substrate.  The re- 
lationship between the electron and hole densities, n(x) 
and p(x), respectively can be expressed as 
qVs-sub 
p(x)n(x) = nie     . *x (2.3) 
where x = 0 corresponds to the oxide-silicon interface, 
KT 
n. is the intrinsic density,  q is the equivalent thermal 
voltage, and s-sub is the source to substrate voltage. 
The hole density can be expressed as 
qi|>(x) 
p(x) = NB e    KT (2.4) 
N 
where B is the bulk concentration and ty(x)   is the poten- 
tial referenced to the bulk intrinsic level.  Substituting 
equation 2.4 into equation 2.3 and solving for \\>(x)   yields 
n(x)N 
nx)   =|Iln (-B, + vg.sub m {2mS) 
ni 
For the nonuniform substrate, Doucet and Wiele suggest 
that the condition for strong surface inversion occurs 
when the surface minority carrier concentration equals 
or exceeds the majority carrier concentration at the 
boundary of the depletion region.  Therefore, 
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.    _ KT .  NA(xd)NB + __ 
*INV " q" ln  —2— + Vs-sub.      (2.6) 
Xl • 
1 
The bulk voltage term, VBULK, can be expressed 
(7) 
using Poisson's equatxon ' 
xd 
VBULK = ^ f     Na(x) dx. (2.7) 
For simplicity, a uniform step profile with height s 
is assumed where the depth of the step is greater than 
the depletion width, xd.  Under this condition the bulk 
term becomes 
V        q Nsxd 
BULK
 
_
    Cox   ' (2.8) 
The depletion width must be found to determine BULK. 
Again using Poisson's equation 
Vs-sub + *INV = i^7 ■/   /   Na(x')dx'  dx _3_ s: 
(2.9) 
and solving for xd yields 
xd= 4^ <vs-sub+ "W* . 
(2.10) 
Substituting equation 2.10 into equation 2.8 yields an 
expression for the bulk voltage term. 
- 5 - 
1 1 
2q e . 2  2 
VBULK = [^T—  (Vs-sub + "W ]  Ns  (2.11) 
Finally, substituting equations 2.2 and 2.11 into equation 
2.1 yields an expression for the threshold voltage of an 
NMOS enhancement device. 
fa * *INV  qNox ., . 2q esi ,v M  ,      ,X 2- VT - - 2  + "2— " ColT + [ ~^2~   (Vs-sub + «W ] NS  * 
(2.12) 
2.  Depletion Device 
The threshold voltage of a depletion device 
(8) can be derived in a similar way.v '  The result is stated: 
VT   =   -      2   +   —  -   c53T +    [    _      2       <VS-Sub   +   *h>l2l«_*   2   -   Zi- 
(2.13) 
CoS T l rov  vvs s T vb'J'Na COX i A p; 
where A is the composite concentration, 
NA
 - rar ' <2-14> S  B 
ty.    is the channel to substrate built-in voltage,  i is the 
implanted charge and C is the equivalent series capacitance 
of Cox and a channel depth defined capacitance.  The built- 
(9) in voltage for a step junction can be expressed as  ' 
N N 
*b ~ q"   (~77}   • (2.15) 
The terms that comprise the depletion and en- 
hancement threshold voltages are both temperature and 
- 6 - 
process dependent.  Specifically, ^INV, and \p.   are tem- 
perature and process dependent while ox, Cos, and Ns are 
process dependent.   Trying to achieve a process and 
temperature invariant threshold voltage would be quite 
difficult.  Therefore, the threshold voltage of a device is 
not suitable for use as a voltage reference.  However, if 
the effect of the dependent terms can be eliminated or 
reduced by the circuit design, then a suitable voltage 
* reference can be derived.. 
B.  Circuit Derivation 
A circuit which reduces some of the dependent 
terms is shown in Figure 2.  The desired outputs are OUT. 
and 0UTR«  Tne voltage difference circuit, discussed in 
section III, is used to reference the difference in the 
outputs to the ground voltage.  Due to the symmetry of the 
circuit the desired output,  OUTT - OUT-,, can be calcu- 
lated in the following way.  Transistor Tl and T2 are 
depletion load devices with equal geometries while tran- 
sistor T3 and T4 are enhancement driver devices with equal 
geometries.  The current through transistors Tl and T3 can 
be expressed as 
iDS   = M Cox W)     v  2 DbTl   2K     L    ;T1   VTT1 (2.16) 
- 7 - 
and 
I
DST3 =  I<H-T2Lji)T3   <VGST3-^T3)2 (2.17, 
where 
VGST3 = VOUTL " VSS   . (2.18) 
Since the two devices are in series, 
DST1   DST3  . (2.19) 
Substitution of equations 2.16, 2.17 and 2.18 into equation 
2.19 yields 
k(V  Cox w)    VT 2 = V Cox W)   (V   -V  -V   )2 2K     L    ;T1   ^Tl   2l   L   ;T3 ^VOUTT SS  T  > ' Jb To 
(2.20) 
Solving for  0UTL yields 
,uCox_Wv 
v       
L
 j"; ,v 
0UTL -  (UCQX W)  I TT1 I + VSS  + VTT3 
L
    T3 ■  (221) 
During the layout of the circuit these four devices were 
placed physically adjacent to minimize mismatches in para- 
meters due to gradients across the wafer.  Therefore the 
mobilities and oxide capacitances are assumed to be equal. 
This reduces equation 2.21 to 
V0UTL  -<5>T1   <W5 T3 IVTT11   + VSS   + VTM   . 
(2.22) 
By symmetry the equation for  OUTR can be written 
- 8 - 
V0UTR= 4>,2 <W'T4 |VTT2I+VSS+VTM    (223> 
The desired output,  °UT - OUTR' is calculated by sub- 
tracting equation 2.23 from equation 2.22 and recalling 
that the load devices and the driver devices have the same 
geometries.  Therefore, 
VOUTL " VOU*R = <E>T1<I>T3 [|VTT1|-|VTI2II + tVTT3-VTT41 
(2.24) 
Since transistors Tl and T2 are depletion load NMOS devices 
the absolute value signs can be eliminated. 
VOUT  " VOUT  = (&   (!>   [VT   " VT  ] + [VT  "VT  ] uuiL   uuxR   u Tl  w T3   iT2   iT1     ±T3  iT4 
(2.25) 
To evaluate equation 2.25 each term is considered sepa- 
rately.  The first term of equation 2.25 can be evaluated 
by substituting the expression for the threshold voltage 
given in equation 2.13.  Since transistor Tl and T2 are 
identical and physically adjacent, the only term comprising 
the threshold voltage which is different for the two 
devices is the source to substrate voltage,  s-sub.  This 
results in the cancellation of a number of terms.  There- 
fore , 
2q 6 ■»'  T T 7 
VTT2 " 
VTT1 "
(
  5
S1
 
A
 » "
Vs-sub+ *b'T2-«vs-sub+ V,,!- 
(2.26) 
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ef 
The second term of equation 2.25 can be evaluated by sub- 
stituting the expression for the threshold voltage given 
in equation 2.12.  Since transistors T3 and T4 are iden- 
tical and physically adjacent, the only term in the thresh- 
old voltage which is different for the two devices is the 
impurxty doping,  s.  Agaxn this results in the cancelling 
of a number of terms.  In addition, the source to substrate 
voltage,  s-sub, is zero.  Therefore, 
VT  ~VT  = I (*INV  -*INV  > XT3  XT4  z   ilNVT3  iJN T4 
1 
tin    c        \? 1 1 (2q e    ■) 2 2" 
T3 T4 
(2.27) 
Substitution of equations 2.26 and 2.27 into equation 2.25 
yields: 
1 
W L        (2q £siNA)2 V -V = (-)    , (-)    -.   5Li_A OUT-      OUT„      lI/Tl*W;T3 ? L R 1 C 1 
"
VS-sub+*b>?2   -«Vsub+*b)T^-4^INVT3-*INVT4) 
\ I i '        " (2q   e-P 2 2 
+
        COX t<Ns*INV)T3-(Na*INV)T4]    ' 
(2.28) 
The result, V0UT ~V0UT  is dependent on two processing 
L     R 
parameters; the doping of the devices and the silicon 
dioxide layer thickness, both of which are well controlled 
during processing. 
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C.  Temperature Dependence 
The temperature dependence of the output, VOUT_ , 
OUT , can be found by differentiating equation 2.28 with 
respect to temperature.  This calculation yields a result 
which is not in closed form.  Therefore, to determine the 
temperature dependence of the circuit a simulation was 
completed using SPICE, a computer circuit analysis pro 
^am   (10) gram. 
The circuit was simulated at various temper- 
atures.  The nodes voltages,  OUT- and  OUT_, versus 
temperature are shown in Figure 3.  The curves show the 
voltages are linearly proportional to temperature and are 
essentially parallel to each other. 
The voltage change per degree centigrade is 
-3 V/ 
approximately -2 x 10   ' °C.  This implies that the 
difference,  OUTT ~  0UTR' WOU^ ^e substantially less 
dependent upon temperature than either term separately. 
In Figure 4 the dependence of the output OUTT~ OUTR on 
temperature is shown to be substantially less than either 
of the two node voltages.  The voltage change per degree 
centigrade is approximately -4 x 10~  ' °C. 
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III.  VOLTAGE DIFFERENCE CIRCUIT 
In the Voltage Reference Circuit an operational 
amplifier is used with externally applied feed-back to pro- 
vide a voltage difference circuit as shown in Figure 5.   ' 
The circuit provides a means whereby the difference of the 
two voltages Va and V, is amplified and referenced with 
respect to the ground voltage.  Expressions can be devel- 
oped relating the reference voltage to the input voltages. 
A.  Operational Amplifier 
One of the most widely used integrated circuit 
building blocks is the operational amplifier.  It is con- 
sidered to be a voltage controlled voltage source.  The 
circuit has high gain and is principally used with ex- 
ternally applied feedback to perform various functions. 
The operational amplifier consists of the fol- 
lowing structure as shown in Figure 6:  1) A differential 
input stage 2) intermediate gain stages 3) an output 
(12) 
stage.v    In this design, the differential input stage 
and the gain stages are identical.  The two basic circuits 
are shown in Figures 7 and 8. v 
The differential stage consists of a differential 
pair of transistors being driven by a common current 
source.  Active devices are used as load resistors, as is 
typical with MOS circuits.  The source followers shift the 
D.C. level of the inputs to a lower D.C. potential.  This 
- 12 - 
allows the outputs of the current stage to be directly 
connected to the inputs of the next stage.  The output 
stage consists of two inverters properly biased to achieve 
an output voltage swing which encompasses the desired ref- 
erence voltage. 
In MOS design, the gain increases as the square 
root of the quotient of the channel width to length ratios 
(13) 
of the driver and load transistors.v '     This allows only 
a moderate amount of gain per stage.  In addition, the 
gain achieved in the differential circuit' is reduced since 
the source followers have a gain which is less than 
(13) 
one.     Due to the symmetry of the differential circuit 
the gain can be analyzed in the following way.  Referring 
to Figure 7, transistors T5 and T7 are operating in the 
saturation region.  Therefore, using the equations that 
describe the operation of an MOS device, the current 
(14) through each device can be expressed as x  ' 
XDST5   2 <   L   >T5 lVGST5   VTT5/        (3.1) 
and 
where 
T    = I fV  Cox w)   (V    - v   )2 IDST7   2   K        L   >T7 l GST?   VTT7>       (3.2) 
VGS_ = (VDD " VOUT,> (3*3) 
'T5 L 
- 13 - 
and 
VGST? = (ViNL" V- <3'4> 
Since the two devices are in series, the currents I 
DST5 
and Ino  are equal.  Therefore, DST7 
(H_Cox_W)  (v   _v  } 2 = ,y Cox w>   (    -v  )2 
<   L   ^T5(VGST5 VTT5}     {        L   }T7 (VGST? ^^ 
(3.5) 
Substitution of equation 3.3 and 3.4 into 3.5 yields 
(U_Cox_w)  ,   _v.       )K(^ Cox w)   (v-  -v -V  )2 1
   L   '  VVDD  OUTL VTT5;   K        L   'T7 l INL  B  TT?; . 
(3.6) 
During the layout of the circuit the devices were placed 
physically adjacent to minimize mismatches in parameters 
due to gradients across the wafer.  Therefore the mobil- 
ities and oxide capacitances are assumed to be equal. 
Solving equation 3.6 for V'   yields 
L 
VOUTL " {^lf ^H-^-\7^DD-^ 
(3.7) 
- 14 - 
Similarly, the equation for"VjUT can be written as 
R 
.E .^'v^"''--'^ • VOUTR   Lw>_J 
(3.8) 
By symmetry the geometries of the respective load and 
driver devices are equal.  Subtracting equation 3.7 from 
equation 3.8 yields 
( w j   1 
V'   -v'   = | .-•■ ■£ T7J2 .v^  „>  . OUT- vOUTT  , W ,  J  VVINT  IN_;  .        (3.9) 
R     L  <—> T5       L    R 
the gain of the circuit is defined as the ratio of the 
difference in the outputs to the difference in the inputs. 
(V*     V   ) v
 OUTR -  OUTL' 
A
°
IFF
 
=
 
(ViNR " ViNL^ (3.10) 
Substitution of equation 3.9 into 3.10 results in an 
expression for the gain of the circuit. 
^IFF -[ !T!T7J (3-IX) 
The gain of the source follower circuits are now analyzed. 
Referring to Figure 7, transistor Tl is operating in the 
saturation region while transistor T3 is operating in 
triode region.  Therefore the currents through each 
- 15 - 
device can be expressed as 
and 
(3.13) 
where 
VGST1   VINL  VINL, (3.14) 
v    = V   - V VGST3   DD   SS (3.15) 
and 
V    = V*   - V VDST3   INL  SS  . (3.16) 
Since the two devices are in series the currents I_e DST1 
and Ine  are equal.  Therefore, DST3 
■l(y_Cox_w) 2 = 
2y       L   ;T1  lVGSTl   TT1; 
(H Cox w)  r (v   -V  )V   -—v 2 1 . v
   L   'T3lv GSm^  T  ' DSm„ 2  DSm^JT3   T3    T3      T3 
(3.17) 
Again, due to adjacent placement the respective oxide 
capacitances and the mobilities are assumed equal.  Sub- 
substitution of equations 3.14, 3.15, and 3.16 into equa- 
tion 3.17 results in 
- 16 - 
2 K   L ;T1 l INL   VINL    TTl 
(T">T3 t(VDD-VSS-VTT3^ViNL-VSS>-| ^N^SS* ^ ' 
(3.18) 
Differentiation of equation 3.18 with respect to VT„ and 
A\T' INT dVIN L solving for the gam,  L , yields 
-   ^L = 1       (3.19) 
The output stage is made up of two inverters 
and was designed to exhibit a low output impedance with 
respect to the feedback devices.  This was achieved by 
using devices with large geometries.  The circuit was 
biased to achieve a voltage swing encompassing the refer- 
ence voltage.  Also, inherent in the inverter structure is 
a gain factor which is analyzed in the following way. 
Referring to Figure 8, transistor T10 is oper- 
ating in the triode region while transistor T12 is oper- 
ating in the saturation region.  Therefore the currents 
through these devices can be written as 
- 17 - 
X10 " '^^'TIO '<vasT10 " V0>'DsIU " I v^   , 
and 
(3.20) 
I =       I   (H_Cox_w) , 2 
UbT12 z u T12 .tobTl2 1T12 (3.21) 
where 
and 
VGS    = VDD " VOUT  = VDS (3"22) &faTlO        L    T10 
V      = V'     -  V GST12    INL    SS  • (3.23) 
The output impedance of the circuit is small 
compared to the feedback resistance.  Therefore the cur- 
rent loss through the feedback devices can be considered 
negligible.  Since the two devices are in series the 
currents  DSTIO and DST12 are e(3ual*  Therefore, 
(U_Cox_w)   [(v     - V   )V     - | V I       ] = 
ij    1XU   ^TIO    1T10    T10      DbTlO 
|(^LW)T12(VGSTI2.VTTI2,2 . ,3.24) 
Since the devices are closely spaced, substitution of 
equations 3.22 and 3.23 into equation 3.24 yields 
- 18 - 
(
r»T10[<VDD-VOUTL-VTT10»<VDD-VOUTL)- |(VDD-VQUTL)2] = 
k   <S'I12'^L-VSS-VTii2)2  • (3.25, 
Differentiation with respect to V*'     and solving for the 
gain,   OUTT  yields . ,; 
d v" VINT 
_—    . _,   _   — . vJ.Zbj 
IN (—) (V      -V -V ) Ii VL v    DD      OUT T ' T10 L TlO 
The entire operational amplifier circuit is 
shown- in block form in Figure 6.  There are two inter- 
mediate gain stages.  The gain of the circuit can be found 
by multiplying the gain of each successive stage. 
Therefore, 
3 
ATOTAL ** (Again stage*  *Aoutput stage*. 
(3.27) 
where A .   .    is calculated by multiplying the gain gain stage 
of the differential circuit (equation 3.11) by the gain 
of the source followers (equation 3.19).  Substituting 
the appropriate values found in Table 1 into equations 
3.11 and 3.19 results in: 
*DIFF " 9 (3-28> 
- 19 - 
and 
dViN_ 
dV  = °'9    • (3.29)' 
INL 
Therefore7 
Again stage = 8'1 (3-3°) 
The gain of the output stage is calculated by substituting 
the appropriate values into equation 3.26.  Therefore 
AoutPut stage = °'4 <3'31> 
The gain of the operational amplifier is calculated by 
substituting equations 3.30 and 3.31 into equation 3.27 
yielding 
ATOTAL = 200   . (3.32) 
B.  Feedback Network 
The externally applied feedback network consists 
of four resistors and is shown in Figure 9.  The following 
analysis shows the relationship between the reference 
voltage V_„p and the input voltages V and V. which are 
supplied by the Basic Reference Circuit. 
Consider an ideal operational amplifier where: 
1) the input resistance is infinite; 2) the output resis- 
tance is zero; 3) the input offset voltage is zero; 4) the 
gain is large.   '  Referring to Figure 5/ the currents I- 
and I2 can be expressed as: 
- 20 - 
xl - \~ {3-33) 
and 
= 
ea ~ Va 
I2    R2    . (3.34) 
Since the input resistance can be considered infinite 
the currents are equal.  Therefore, 
V - e     e - V 
R
 R  
a
  -   
a
 R  
a
   • (3.35) 
Rl R2 
Solving for V-,: 
R      R 
VE " ea < 1 + R^ > " <RJ»Va .        (3.36) 
Resistors R_ and R, form a voltage divider resulting in 
eb = (R^5J)Vb * <3'37> 
Assuming a zero input offset voltage results in 
ea = eb . (3.38) 
Therefore substitution of equations 3.37 and 3.38 
into equation 3.36 results in: 
Ryj R«l TR* R«| 
VR ■ <R^57><-1^> Vb "  <SJ> Va •    <3-39> 
However, the actual input offset voltage is not zero. 
This results in an additional term in the equation for 
V
R.  Assuming the input offset voltage is A then 
- 21 - 
ea = eb + A. (3.40) 
Substitution of equations 3.40 and 3.37 into equation 
3.36 results in: 
R R R 
.     
VR=   tVb   <RT!RT>   +  ^    <1+RT>-   ^   Va   . 
J (3.41) 
Rearrangement of the terms yields: 
Ri     R-i +R—     R« R« +R— 
. 
VR =Vb <S^> t-TS2) - <Rj> Va + A <-TE^>  ' 
(3.42) 
Equation 3.42 can be expressed as: 
Rl+R2 V = V  + A (-±—*•) 
K
   
Ko      K2 (3.43) 
where V_  is the reference voltage for zero input 
Ro 
offset voltage. 
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IV.  COMPOSITE VOLTAGE REFERENCE CIRCUIT 
A.  Implementation 
The Composite Reference Circuit consists of the 
Basic Reference Circuit and the Voltage Difference Circuit. 
As shown in Figure 9, the outputs of the Basic Reference 
Circuit, VQUT and VQU  , are directly connected to the 
L R 
inputs V. and V , of the' Voltage Difference circuit.  The 
layout of the circuit was done in six ways to incorporate 
a number of features. 
The feedback network of the Voltage Difference 
Circuit causes a loss in current in the Basic Reference 
Circuit thereby reducing its accuracy.  Increasing the 
value of the resistors in the feedback network decreases 
this current loss.  Circuits 1 and 2 were implemented 
using ion-implanted polysilicon resistors.  Since the ion- 
implanted polysilicon has a sheet resistivity of 40-60 ohms 
per square, a large amount of area would be required for 
resistors in the kilo-ohm range.  Therefore area con- 
siderations limit the accuracy.  Circuit 3 through 6 
were implemented using intrinsic polysilicon resistors. 
The intrinsic polysilicon has a sheet resistivity of ap- 
proximately 10  ohms per square, therefore eliminating 
the area consideration.  In addition, the output resist- 
ance of the Basic Reference Circuit was reduced in Cir- 
cuits 1, 2, 5 and 6 to reduce the current loss.  This was 
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accomplished by increasing the size of the output 
devices. 
The value of the threshold voltages of the 
enhancement devices in the Basic Reference Circuit was 
varied to determine the accuracy of the processing and 
the predictability of the value of the reference voltage. 
The difference in the threshold voltage is created by an 
additional Boron implant for one of the devices.  The 
amount of the additional dose needed to achieve the high 
enhancement threshold voltage was extrapolated from pre- 
viously measured data.  The accuracy of the voltage 
reference is dependent on the threshold voltage matching 
of the two enhancement devices.  Two different values of 
high enhancement threshold voltage were evaluated.  This 
necessitated using two different values for overall gain 
of the operational amplifier, in the Voltage Difference 
Circuit/ to achieve the same absolute value of the ref- 
erence voltage for all of the circuits. 
Circuits I, 3/ and 5 have a large implant dose 
which yields a difference in the output voltages of ap- 
proximately 3 volts.  Referring to Table II, the resis- 
tors in the Voltage Difference Circuit are chosen so 
that the closed loop gain is reduced to one.  This is 
accomplished by minimizing the mismatches in their size. 
This is shown by substitution into equation 3.41 yielding 
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VR - Vb " Va + 2A  ' <4-X> 
Circuits 2, 4, and 6 have a lower implant dose 
which yields a difference in the output voltage of ap- 
proximately 1.5 volts.  To achieve the same absolute 
value of the reference voltage for all six circuits the 
resistors are chosen so that the closed loop gain is 
reduced to two.  Again this is shown by substitution into 
equation 3.41 yielding 
VR = 2(Vb - va) + 3A (4.2) 
B.  Simulation 
Circuits 1, 2, and 3 were simulated using SPICE. 
The following parameters were incorporated into these 
simulations. 
15        14   -3 1. Substrate Dopxng:  2.0 x 10  + 5. x 10   cm 
2. Temperature Range:   0 to 100 °C 
3. Voltage Supplies  +5.0 + 5% Volts 
-5.0 + 5% Volts 
4. Threshold Voltage     +0.3 Volts 
Variation (See 
Table I) 
The effect on the reference voltage of each 
circuit due to these variations is shown in Figures 10 
through 12.  The results for circuits 1 and 2 are ap- 
proximately the same while the results for circuit 3 are 
different.  This is due to the circuit implementation. 
Referring to Table 2, circuits 1 and 2 were implemented 
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using ion-implanted polysilicon resistors which have a 
value in the kilo-ohm range.  Circuit 3 was implemented 
using intrinsic polysilicon resistors which have a value 
of approximately 10  ohms.  As discussed in section II, 
the larger value resistors increase the accuracy of the 
Basic Reference Circuit and therefore the accuracy of the 
reference voltage.  The temperature dependence of the 
reference voltage is related to the temperature dependence 
of the Basic Reference Circuit discussed in section II and 
the input offset voltage of the operational amplifier. 
The reference voltage is unaffected by the temperature 
dependence of the resistors in the feedback network as it 
depends on the ratio of the resistors.  The temperature 
dependence of the reference voltage is approximately 
2 xJ.10~4 V/°C for circuits 1 and 2 and 2 x 10_5V/°C for 
circuit 3.  The variation in the reference voltage with 
changes in substrate doping is caused by the stronger 
temperature dependence of the threshold voltage of heavier 
(16) doped substrates than lighter doped substrates.    The 
variation of the reference voltage when the voltage sup- 
plies are varied is due to the change in the operating 
point of the input devices of the operational amplifier. 
This change directly affects the input offset voltage of 
the operational amplifier.  Referring to equation 4.1, 
as the input offset voltage varies, the reference voltage 
will vary. 
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The total variation of the reference voltage 
is shown as a function of all three parameters and is 
approximately 1.9 per cent (or + 0.95%) for circuits 1 and 
2 and 0.7 per cent (or + 0.35%) for circuit 3. 
C.  Layout 
The circuit layout was done using an inter- 
active layout design aid.  The major consideration was 
the adjacent placement of appropriate devices to minimize 
mismatches of parameters due to gradients across the 
wafers.  Two of the six circuits, circuit 1 and 6 are 
shown in Figures 13 and 14, respectively.  These two cir- 
cuits were chosen as examples as they include all the 
features which were previously discussed. 
Circuit 6 shows the minimum geometry Basic 
Reference Circuit.  The minimum gate length dimension 
was 10ym.  This relatively large size minimizes the 
effects of mismatches in the line widths.  Each stage of 
the operational amplifier was laid out individually so 
that the driver and load devices could be appropriately 
matched and placed adjacent to each other.  The outputs 
of each stage are connected directly to the inputs of the 
following stage.  The feedback network consists of in- 
trinsic polysilicon resistors.  Again, the large dimensions 
were used to minimize the effects of mismatches in the line 
widths. 
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Circuit 1 shows an enlarged Basic Reference 
Circuit and operational amplifier output stage.  The 
increase in size reduces the output resistance of each 
circuit.  This was done so that ion-implanted polysilicon 
resistors could be used in the feedback network. 
There are eight pads connected to each circuit, 
four of which are essential to the circuit operation.  The 
remaining four are connected for measurement purposes. 
The paths of diffusion in series with the pads are used 
for static protection of the gates of the input devices 
during testing and handling. 
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V.  MEASUREMENTS 
Circuits 3 through 6, which were implemented 
using the high resistance polysilicon, did not operate 
properly due to insufficient matching between the 
individual resistors. 
Circuits 1 and 2 were tested and the results 
are shown in Figures 15 and 16, respectively.  The tem- 
perature dependence of the reference voltage is approxi- 
mately 3.5 x 10~3 V/°C for circuit 1 and 4.1 x 10~3 V/°C 
for circuit 2.  The increased dependence of the reference 
voltage on temperature and supply voltage is due to a 
shift in the operating points of the devices away from the 
design value.  The investigation of these results indicates 
that the desired parameters were not achieved in the fab- 
rication of the circuit. 
To determine the actual parameters of the fab- 
ricated circuits, individual transistors were isolated 
and characterized.  The fabricated threshold voltages are 
shown in Table III.  The circuits were resimulated using 
the fabricated parameters to determine whether the per- 
formance of the fabricated circuits could accurately be 
predicted.  The results are shown in Figures 17 and 18. 
Comparison of Figures 16 and 18 reveals that the 
experimental results and the simulation results are not in 
close agreement.  Specifically, the measured variation in 
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the internal voltage difference of the Basic Reference 
Circuit with respect to substrate doping is larger than 
predicted.  The reference bias- currents are reduced by a 
factor of two caused by the fabricated depletion threshold 
voltage being one volt less than the design value.  The 
difference is further increased by the Voltage Difference 
Circuit using a gain of two for this circuit compared to a 
gain of one for circuit 1. 
Comparison of Figures 15 and 17 reveals a close 
correlation between the experimental results and the cir- 
cuit simulation results of circuit 1.  These results show 
that the actual measured circuit performance is closely 
predicted by the circuit simulation when the fabricated 
device parameter values are used.  This demonstrates that 
the design performance should be achieved by this circuit 
with process parameters which fall within the original 
design values. 
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VI.  CONCLUSION 
The purpose of this study was to develop a 
voltage reference which has a low temperature dependence 
and a low process dependence.  The differential threshold 
voltage of the MOS transistor appeared to be a suitable 
reference voltage. 
The first step was to research the MOS fabri- 
cation process and to determine the parameters affecting 
the MOS transistors.  The terms which comprise the thresh- 
old voltage are both temperature and process dependent 
yielding it unsuitable as a reference voltage.  Further 
research was completed to reduce the effect of the tem- 
perature and process dependent terms by applying suitable 
circuit design techniques.  The temperature dependence of 
the voltage difference in the two output nodes of the Basic 
i 
Reference Circuit is substantially less than each indi- 
vidual node.  The Voltage Difference Circuit is used to 
reference the difference of the two output nodes of the 
Basic Reference Circuit with respect to the ground 
voltage. 
To reduce the process dependence, the circuit 
layout was very carefully chosen.  The major consideration 
was the adjacent placement of appropriate devices to min- 
imize mismatches of parameters due to gradients across the 
wafers.  The fabrication of the circuit was completed on 
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the Allentown-Western Electric Company process line. 
The results of testing the fabricated circuits 
showed a larger variation in the reference voltage than 
expected.  The variation is due to a shift in the oper- 
ating points of the devices.  This is a result "of the 
fabricated parameter values being different from the 
desired parameter values.  The circuit was resimulated 
using the fabricated parameters and close agreement was 
found between the experimental and simulated results. 
From this, it is concluded that had the desired param- 
eters been achieved in fabrication the circuits would 
have worked within the initially simulated accuracy. 
The voltage reference as originally designed 
-4 has a temperature dependence of approximately 2 x 10 
V/°C over the operating temperature range.  The total 
variation of the reference voltage due to changes in the 
voltage supplies, substrate doping, threshold voltage, and 
temperature is approximately 1.9 per cent (or +0.95 
per cent). 
The -need for a circuit of this type is quite 
apparent.  The development of certain types of MOS cir- 
cuits have been greatly hindered by the lack of an 
accurate, temperature stable voltage reference.  Circuits 
that perform analog to digital or digital or analog con- 
versions require a reference voltage.  In the past this 
voltage was developed off-chip using bipolar techniques. 
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Utilizing the voltage was often difficult and relatively 
inaccurate.  The on-chip Composite Voltage Reference 
presented here could easily be used for this purpose. 
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TABLE I 
DEVICE SIZE AND THRESHOLD VOLTAGE 
Width /Length 
Device ym, ym 
Basic Reference 
Circuit 
• 
Tl 127/10 
T2 127/10 . 
T3 10/127 
T4 10/127 
Voltage Difference 
Circuit 
Tl 63/10 
T2 63/10 
T3 10/63 
T4 10/63 
T5 10/90 
T6 10/90 
T7 90/10 
T8 90/10 
T9 10/90 
T10 148/10 
Til 74/10 
T12 148/10 
T13 74/10 
Threshold Voltage 
 (Volts)  
-3.5 +0.3 
-3.5 +0.3 
+1.0 +0.3 
+4.0 or +2.5 +6.3 
+ 1.0 +0.3 
+1.0 +0.3 
+1.0 +0.3 
+1.0 +0.3 
+1.0 + 0.3 
+ 1.0 +0.3 
+1.0 +0.3 
+1.0 +0.(3 
+1.0 +0.3 
-3.5 +0.3 
-3.5 +0.3 
+1.0 +0.3 
+ 1.0 + 0.3 
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TABLE III . «J 
* 
THRESHOLD VOLTAGES 
Design Value Fabricated Value 
Device (Volts) (Volts) 
Depletion -3.5 -2.5 
Enhancement +1.0 +1.0 
High Enhancement 
Circuit 1 +4.0 +5.25 
Circuit 2 +2.5 +3.0 
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NMOS DEVICE STRUCTURE 
FIGURE     1 
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FIGURE   5 
-41- 
DIFFERENTIAL 
INPUT. 
STAGE 
INTERMEDIATE 
GAIN 
STAGES 
OUTPUT 
STAGE 
STRUCTURE OF OPERATIONAL AMPLIFIER 
FIGURE    6 
-42- 
DD 
T5 T6 H T2U r~viN 
V0UTLn vOUT, 
IN, 
T7 T8 
'B 
MMHJ T3 H J 
rIN, 
DD 
T9 T4 h 
DIFFERENTIAL INPUT STAGE 
OF OPERATIONAL AMPLIFIER 
FIGURE    7 
-43- 
DD 
H -J 
1 
T10 Til 
VINL 
vOUTL VOUT R 
T13 
H 
T 
SS 
r 
VIN 
OUTPUT STAGE 
OF OPERATIONAL AMPLIFIER 
FIGURE    8 
-44- 
-| HTI        T2H f-| 
 II II 1 
H LT3    T4Z| H R4 
SS 
COMPOSITE   REFERENCE  CIRCUIT 
FIGURE   9 
-45- 
AT :        0 - 100° C 
ADO:    2.0E15±5E14cnr3 
A BIAS : 5.0 ± 5% , -5.0 ±5% VOLTS 
CO AVT :    ±0.3 VOLTS 
_l O 
>  2.775 
UJ 
a 
h 2.750 
(2.7J 
i 
(2.7611)     (2.7( 
)34) 
506) 
(2.7676) 
T"V 
RE
FE
RE
NC
E 
VO
I 
• 
(2.72 503) 
(2.7J 
*
9)
     (2.7] >19) 
1 1.9% 
[(±055%) 
(2.7149) 
2.700 
% 
*> 
*■ i 
1                    1                    1 1                    1 
AT AT AT 
ADO ABIAS 
AVT 
PARAMETER VARIATION 
AT 
ADO 
ABIAS 
AVT 
CIRCUIT 1 - REFERENCE VOLTAGE AS A FUNCTION 
OF PARAMETER VARIATIONS 
FIGURE  10 
-46- 
AT;       0-100°C 
ADO:     2.0E15±5E14cm"3 
ABIAS: 5.0±5%,-5.0±5%VOLTS 
AVT :    ±0.3 VOLTS 
> 2775 
•• 
Ul 
CD 
|j 2,750 
o 
■ 
(2.7< 
(2.75 
173) 
(2.7601) 
541)     (2.7539)            "p 
18% 
f(±0.9%) 
> 
UJ o z 
UJ 
S 2.725 
u. 
UJ 
(2.7255) 
(2.72 05)
     (2.7183)            -L 
(2.7129) 
2.700 — 
. 
t » 
1                   1                   II                   1 
AT AT AT 
ADO ABIAS 
AVT 
PARAMETER VARIATION 
AT 
ADO 
ABIAS 
AVT 
CIRCUIT 2 - REFERENCE VOLTAGE AS A FUNCTION 
OF PARAMETER VARIATIONS 
FIGURE   11 
-47- 
CO 
I- 
-I 
S  2.980 
UJ o 
§ 2.970 h- 
O 
> 
UJ o 
z 
UJ 
p; 2.960 UJ 
u. 
UJ 
2.950   - 
AT:       0-100°C 
ADO:     2.0E15±5E14cm-3 
A BIAS : 5.0 ± 5% , -5.0 ± 5% VOLTS 
AVT *    ±0.3 VOLTS 
(2.9737) 
(2.9718)            T ^ 
—' (2.9684) 
(2.9656) 
— 
I 
(2.9638) 
(2.9( 509) 
^ 0.7% 
(±0.35%) 
(2.9563) 
— 
(2.9522) 
» 
1                    1                    1                    1                    1 
AT AT AT 
A00 ABIAS 
AVT 
PARAMETER VARIATION 
AT 
ADO 
ABIAS 
AVT 
CIRCUIT 3 - REFERENCE VOLTAGE AS A FUNCTION 
OF PARAMETER VARIATIONS 
FIGURE   12 
-48- 
J 
O 
> 
a: 
O 
tlrpr-iM fBEnsn* 
ittr;...   ...-fc 
in! 
C/1 
, Jrf—'   w 
tn 
»r 
o; 
> 
fr 
f: Hifl 
5 o 
or 
1.5 
f 
n .: 
s 
> 
l      _ hn 
5 «£ 
a i 
_1
 ; en 
ni 
ti 
i < 
-"T:-: ~JJ LI 
-49- 
Ljuj^ib;;^rmii;iiiiMq ^.^ ^ rim 
r=i^i 
nflu!     |M-^F   .1,,...        . 
'ff~H 
L] 
in 
\—? 
■"> 
O 
,11- 
O 
i. 
v0 
t- 
■c 
(—1 . uJ 
-.:> n: 
' / .j 
ir O 
~* n 1—. 
1 ' o LL 
_|u;H B. ..    ...n 
TI ;■ 
tit | ! **-*-              ! 
| 
I w
        i L.. 
-50- 
CO 
o 
> 
HI 
< 
o 
> 
UJ o z 
UJ 
a: 
m 
u. 
UJ 
3.50 
3.40 
3.30 
3.20 
3.10 
AT 25-100°C 
ADO-     2.0Ei5± 5E14cm"3 
ABIAS-- 5.0±5%, -5.0±5% VOLTS 
AVT-      ±0.3 VOLTS 
(3.490) 
(3.458) 
PARAMETER 
VARIATION 
(3.104) 
 I  
A BIAS 
ADO 
AVT 
(3.104) 
,10.2% 
(±5.1%) 
A BIAS 
ADO 
AT 
AVT 
CIRCUIT 1- EXPERIMENTAL RESULTS OF REFERENCE 
VOLTAGE AS A FUNCTION OF FABRICATED 
PARAMETER  VARIATIONS 
FIGURE   15 
-51- 
AT"         25 -100°C 
ADO:     2.0E15±5E14cm-3 
ABIAS= 5.0 ±5%, -5.0±5% VOLTS 
AVT.      ±0.3 VOLTS 
§   3.50 (3.497) (3.497) 
O 
> 
g   3.40 
< 
b 
o 
> 
UJ 10.2% 
(±5,1%) o   3.30 
UJ 
ac 
UJ 
u_ 
UJ 
cr 
3.20 
(3.2 .85) 
-< 
3.10 
5 
(3.139) 
i 1 1 
PARAMETER 
VARIATION 
\ -, 
A BIAS A BIAS 
A DO A DO 
AVj AT 
AVT 
CIRCUIT 2- EXPERIMENTAL RESULTS OF REFERENCE 
VOLTAGE AS A FUNCTION OF FABRICATED 
PARAMETER  VARIATIONS 
FIGURE   16 
-52- 
CO 
Hj 3.800 
o 
> 
at 
> 
g 3.700 
< 
UJ 
« 3.600 
UJ 
a: 
UJ 
u. 
UJ 
o: 
3.500 
3.400 
AT:        25-100°C 
ADO:     2.0E15±5E14cnr3 
ABIAS*- 50±5%,-5.0±5%V0LTS 
AVT:      ±0.3 VOLTS 
(3.793) (3.793) 
& 
(3.431) 
± 
PARAMETER 
VARIATION 
(3.431) 
1 
10.5% 
(t5.25%) 
J 
A BIAS A BIAS 
A DO A DO 
AVT AT 
AVT 
CIRCUIT 1-SIMULATION   RESULTS  OF REFERENCE 
VOLTAGE AS A FUNCTION OF FABRICATED 
PARAMETER VARIATIONS 
FIGURE  17 
-53- 
3.600 
ij 3.550 
O 
> 
a. 
> 
g 3,500 
§ 
UJ 
^ 3.450 
UJ tr 
id 
u. 
UJ 
3.400 
3.3 50 
AT:        25-100°C 
ADO'     2.0E15±5E14cnrT3 
ABIAS'- 50±5%,-5.0±5%V0LTS 
AVT-      ±0.3 VOLTS 
(3.575) (3.575) 
PARAMETER 
VARIATION 
(3.455) 
1 
A BIAS 
ADO 
AVT 
318% 
>"(±1.9%) 
(3.444) 
I 
CIRCUIT 2- SIMULATION 
A BIAS 
A DO 
AT 
AVy 
RESULTS  OF REFERENCE 
VOLTAGE AS A FUNCTION OF FABRICATED 
PARAMETER VARIATIONS 
FIGURE 18 
-54- 
REFERENCES 
1. R. A. Blauschild, P. A. Tucci, R. S. Miller, and 
R. G. Meyer, "A New NMOS Temperature-Stable Voltage 
Reference", IEEE Journal of Solid-state Circuits, 
Vol. SC-13, pp. 767-774, December, 1978. 
2. W. J. Butler and C. W. Eichelberger, "Temperature- 
Stable MOSFET Reference Voltage Source", Technical 
Digest 1976 International Election Devices Meeting, 
pp. 587-589, December, 1978. 
3. Y. P. Tsividis and R. W. Ulmer, "A CMOS Voltage 
Reference", IEEE Journal of Solid State Circuits, 
Vol. SC-13, pp. 774-778, December, 1978. 
4. G. Schottky, "Decrease of FET Threshold Voltage Due 
To Boron Depletion During Thermal Oxidation", Solid- 
State Electronics, Vol. 14, pp. 467-474, June, 1971. 
5. V. L. Rideout, F. H. Gaeneslen, and A. LeBlanc, 
"Device Deisgn Considerations for Ion Implanted n- 
Channel MOSFETs", IBM Journal of Research and 
Development, Vol. 19, pp. 50-59, January, 1975. 
6. W. E. Dahlke, Professor at Lehigh University, private 
communication. 
7. G. Doucet and F. VanDeWiele, "Threshold Voltage Of 
Nonuniformly Doped MOS Structures", Sol id-State ... 
Electronics, Vol. 16, pp. 417-423, .March, 1973. 
8. J. S. T. Huang and G. W. Taylor, "Modeling of an 
Ion-Implanted Silicon-Gate Depletion-Mode IGFET", 
IEEE Transactions On Electron Devices, Vol. ED-22, 
pp. 995-1001, November, 1975. 
9. A. S. Grove, Physics and Technology of Semiconductor 
Devices, John Wiley and Sons, Inc., 1967. 
10. L. W. Nagel and D. O. Pederson, "Simulation Program 
with Integrated Circuit Emphasis", Proc. Sixteenth 
Midwest Symposium on Circuit Theory, Waterloo, 
Canada, April 12, 1973. 
11. J. Millman and C. C. Halkias, Integrated Electronics, 
Mc-Graw-Hill Book Co., 1972. 
- 55 - 
12. D. J. Hamilton and W. G. Howard, Basic Integrated 
Circuit Engineering, McGraw-Hill Book Co., 1975. 
13. R. H. Crawford, MOSFET in Circuit Design, McGraw- 
Hill Book Co., 1967. 
14. W. N. Carr and J. P. Mize, MOS/LSI Design and 
Application, McGraw-Hill Book Co., 1972. 
15. A. B. Grebene, Analog Integrated Circuit Design, 
Van Nostrand Reinhold Co., 1972. 
16. R. Wang, J. Dunkley, T. DeMassa, and L. Jelsma, 
"Threshold Voltage Variations with Temperature in 
MOS Transistors", IEEE Transactions on Electron 
Devices, Vol. ED-18, pp. 386-388, June, 1971. 
- 56 - 
VITA 
Mr. Saul J. Joseph was born in Trenton, 
New Jersey on January 24, 1956, the son of Mr. and Mrs. 
William J. Joseph.  He graduated from Ewing High School, 
Ewing Township, New Jersey in June, 1974.  He graduated 
with a Bachelor of Science Degree in.Electrical Engi- 
neering from the College of Engineering, Rutgers University 
in January, 1978.  He is a member of Eta Kappa Nu and Tau 
Beta Pi.  He received an Engineer-In-Training Certificate 
from the New Jersey State Board of Professional Engineers 
and Land Surveyors in March, 1979.  He is a member of the 
New Jersey Society of Professional Engineers, the National 
Society df Professional Engineers and the Institute of 
Electrical and Electronics Engineers.  He joined Bell 
Laboratories, Allentown, Pennsylvania in 1978 and is 
currently a Member of Technical Staff involved in custom 
LSI design.  He and his wife, the former Sheryl H. Cheskin 
reside in Allentown, Pennsylvania. 
- 57 - 
